We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer gosha-z
Registered: ‎09-07-2018

GEM clocks


As it can be seen in device tree, each GEM uses five clocks, CLK_LPD_LSBUS as pclk, gemX_ref as hclk, gemX_tx, gemX_rx and tsu_clk. I'm trying to fire up a fixed link between two devices using SGMII. Besides that the current implementation of macb driver deals nothing with Xilinx PHY driver, I have found the strange behaviour of the clocks: clocks gemX_ref, gemX_tx and gemX_rx reads with clock rate equals zero, thus the driver initialization fails. I've added some piece of code to the driver and PHY (xpsgtr) driver says that pll is successfully locked to external 125MHz LVDS clock, but I still see zero in gemX_ clocks. Can anyone explain why I see that and how to fix this issue and gets external clocks working in GEM?

Thanks in advance


0 Kudos