UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer lsc-unicamp
Observer
2,795 Views
Registered: ‎03-20-2017

How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hello,

 

I am running some experiments on the Ultrascale+ board running Petalinux and we suspect that the width of the DDR port configured by Linux is causing us some problem. Is it possible to change the width of the port from inside Linux ?

 

Thanks

0 Kudos
7 Replies
Moderator
Moderator
2,701 Views
Registered: ‎09-12-2007

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

You would need to change this in the Vivado and re-export,and then regenerate the bootloader.

0 Kudos
Visitor divcesar
Visitor
2,536 Views
Registered: ‎07-11-2017

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hi,

 

I could check that the information is correctly exported in the HDF file, however, the behavior in Petalinux seems to indicate that the bus is not properly configured. Please see below a snippet of code from the HDF:

 

<PARAMETER NAME="C_MAXIGP0_DATA_WIDTH" VALUE="32"/>
<PARAMETER NAME="C_MAXIGP1_DATA_WIDTH" VALUE="32"/>

<PARAMETER NAME="C_SAXIGP0_DATA_WIDTH" VALUE="64"/>
<PARAMETER NAME="C_SAXIGP1_DATA_WIDTH" VALUE="128"/>

 

Do you have any suggestion on how to check whether Linux is, in fact, using this configuration?

0 Kudos
Voyager
Voyager
2,522 Views
Registered: ‎06-24-2013

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hey @divcesar,

 

The parameters listed here are IMHO not related to the DDR port, well at least not directly related.

 

C_MAXIGP0_DATA_WIDTH and C_MAXIGP1_DATA_WIDTH specify the data width of the two AXI General Purpose Master ports, and C_SAXIGP0_DATA_WIDTH and C_SAXIGP1_DATA_WIDTH the data width of the two AXI General Purpose Slave ports.

 

Hope this clarifies,

Herbert

-------------- Yes, I do this for fun!
0 Kudos
Visitor divcesar
Visitor
2,516 Views
Registered: ‎07-11-2017

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hi @hpoetzl,

 

thanks for answering. It turns out that our problem was related to this bug: https://www.xilinx.com/support/answers/66295.html

 

Now the problem is how can we pack the changed init_psu* files again into a HDF file and have Petalinux accept it.

0 Kudos
Voyager
Voyager
2,508 Views
Registered: ‎06-24-2013

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hey @divcesar,

 

thanks for answering.

You're welcome!

 

Now the problem is how can we pack the changed init_psu* files again into a HDF file ...

Why not modify the HDF file directly?

 

Best,

Herbert

-------------- Yes, I do this for fun!
0 Kudos
Highlighted
Visitor divcesar
Visitor
2,505 Views
Registered: ‎07-11-2017

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

We tried modifying the file directly at once we did the file keep the correct format but then Petalinux complained that the file had been "tempered".
0 Kudos
Voyager
Voyager
2,503 Views
Registered: ‎06-24-2013

Re: How to configure the width of the DDR port in PetaLinux + Ultrascale+

Hey @divcesar,

 

I just saw that this addressed in the new thread ... so probably time to close this one.

 

All the best,

Herbert

-------------- Yes, I do this for fun!
0 Kudos