UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer twong168
Observer
79 Views
Registered: ‎08-14-2014

JTAGTERMINAL with xczu11eg component

Hi:

   I am working on a custom board with the xczu11eg component.  It does not yet have a real UART.

I have tried to run u-boot using the JTAG interface.  I could see from the JTAG output that the pmufw.elf, zynqmp_fsbl.elf, bl31.elf and u-boot.elf images are all loaded.  I was hoping I could use jtagterminal to see u-boot booting messages.  But I only saw the hyperterminal popping up.  Besides the header, there were no other messages.  I have recompiled the u-boot.elf from source after enabling CONFIG_DEBUG_UART_ARM_DCC.  Is this enough to redirect STDIN/STDOUT to jtagterminal?  The only information I could find online does not seem to apply to UltraScale+ MPSoC.  I am including my XSDB script below.  Perhaps someone can point out what I need to do in order to make jtagterminal work?

Thanks in advance.

TW

connect
# Reset the processors
targets -set -nocase -filter {name =~ "*APU*"}
stop
rst -system
exec sleep 2

targets -set -nocase -filter {name =~ "*PMU*"}
stop
rst -system
exec sleep 2

# Set up PS Unit
targets -set -nocase -filter {name =~ "*PSU*"}
stop
rst -system
exec sleep 2

# Disable jtag_sec
mwr 0xFFCA0038 0x1ff

# Load Platform Manager
targets -set -nocase -filter {name =~ "*MicroBlaze PMU*"}
dow "pmufw.elf"
exec sleep 2
# start PMU
con

exec sleep 2
# Set up APU
targets -set -nocase -filter {name =~ "*APU*"}
# Write to configure start of 3rd OCM memory bank
mwr 0xFFFF0000 0x14000000
# Reset FPD_APU
mwr 0xFD1A0104 0x501
exec sleep 2
mwr 0xFD1A0104 0x0
exec sleep 2

# Load and start FSBL
targets -set -nocase -filter {name =~ "*A53*#0"}
dow "zynqmp_fsbl.elf"
exec sleep 2
con

exec sleep 2
targets -set -nocase -filter {name =~ "*PSU*"}
# Write bootloop and release A53-0 reset
mwr 0xFFFF0000 0x14000000;
Bring A53_0 out of reset
mwr 0xFD1A0104 0x380E;
exec sleep 2
source psu_init.tcl;
psu_init;
psu_post_config;
# MIO PINS
mwr -force 0xFF1800A8 0xC0;
mwr -force 0xFF1800AC 0xC0;
exec sleep 2

# Load U-Boot and bl31 images
targets -set -nocase -filter {name =~ "*A53*#0"}
dow "u-boot-dcc.elf"
exec sleep 2
dow "bl31.elf"
exec sleep 2

# Load Linux image to memory
dow -data "image.ub" 0x1000000
exec sleep 2

# Use JTAG UART
jtagterminal

# Start A53 processor
con

 

 

0 Kudos