cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
zben
Adventurer
Adventurer
6,282 Views
Registered: ‎01-29-2008

Linux on AXI architecture : XMD Error

Jump to solution

Hi all,

 

I'm testing Linux on microblaze with an AXI architecture ( http://xilinx.wikidot.com/microblaze-linux-le )

I use to do it successfully on a PLB architecture and a ML605 board.

 

I created a minimal system (Uart, Ethernet, µBlaze with MMU and debug module, timer, DDR).

I load the bitstream on my board.

then I try to connect using XMD for loading my kernel (compiled according http://xilinx.wikidot.com/microblaze-linux-le ), however it does not work. (it works following the same step and having the same configuration for a PLB based system).

 

I get the following error :


Xilinx Microprocessor Debugger (XMD) Engine
Xilinx EDK 12.4 Build EDK_MS4.81d
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

XMD%

JTAG chain configuration
--------------------------------------------------
Device   ID Code        IR Length    Part Name
 1       0a001093           8        System_ACE_CF
 2       44250093          10        XC6VLX240T

MicroBlaze Processor Configuration :
-------------------------------------
Version............................8.00.b
Optimization.......................Performance
Interconnect.......................AXI-LE
MMU Type...........................Full_MMU
No of PC Breakpoints...............1
No of Read Addr/Data Watchpoints...0
No of Write Addr/Data Watchpoints..0
Instruction Cache Support..........on
Instruction Cache Base Address.....0xc0000000
Instruction Cache High Address.....0xffffffff
Data Cache Support.................on
Data Cache Base Address............0xc0000000
Data Cache High Address............0xffffffff
Exceptions  Support................on
FPU  Support.......................off
Hard Divider Support...............on
Hard Multiplier Support............on - (Mul64)
Barrel Shifter Support.............on
MSR clr/set Instruction Support....on
Compare Instruction Support........on
PVR Supported......................on
PVR Configuration Type.............Full
Data Cache Write-back Support......off
Processor Could not be STOPPED - MicroBlaze Pipeline Stalled on a Blocking Instruction or Invalid Bus Access
        Stalled PC: 0x3ffffffc
        Try Resetting the Processor to Continue..Processor is stalled at address 0x3a206e73. UNABLE to STOP MicroBlaze
 Debug Operation requires Processor in STOP State.
        1. Try to reset the Processor and check if the Processor is Stopped
        2. Check your System Design for Correctness

 

Obviously I tried to reset the CPU using the push button but still the same message.

I think my design is correct.

 

Any idea for correcting the issue ?

 

Best regards

0 Kudos
1 Solution

Accepted Solutions
Anonymous
Not applicable
7,655 Views

Make sure you have the bootloop  marked to initialize the block ram at addresss 0. Also try using "rst" from XMD and see if you can get the processor to come back..

 

Terry

 

View solution in original post

0 Kudos
5 Replies
Anonymous
Not applicable
7,656 Views

Make sure you have the bootloop  marked to initialize the block ram at addresss 0. Also try using "rst" from XMD and see if you can get the processor to come back..

 

Terry

 

View solution in original post

0 Kudos
zben
Adventurer
Adventurer
6,279 Views
Registered: ‎01-29-2008

In attachment my mhs file

 

If needed my bitgen.ut (maybe problem comes from stratup options) :

-g TdoPin:PULLNONE
-g StartUpClk:JTAGCLK
#add otehr options here.


 

0 Kudos
linnj
Xilinx Employee
Xilinx Employee
6,275 Views
Registered: ‎09-10-2008

I've not tested on an ML605 yet or I'd give a running system as we're running on the SP605 right now.

 

I would be careful getting out of the area we've tested as I said on the wiki. I noticed that you built has 64 bit multiplier which is not what the system I tested is using.

 

You can look at the sp605_le_defconfig or the MHS for the system on xilinx.com that the wiki references. 

 

Thanks.

0 Kudos
zben
Adventurer
Adventurer
6,245 Views
Registered: ‎01-29-2008

Well both solution works :

- "rst" command is able to reset the µBlaze

- Loading download.bit (containing bootloop) prevents from the need to reset the µBlaze. It was not necessary with the PLB architecture (as far as I remember)

 

However my kernel is not booting. I will create a new message on this forum after checking my HW/SW configuration and SP605 reference design

 

Best regards

0 Kudos
5,726 Views
Registered: ‎11-29-2010

Hello,

 

I'm having a similar problem when using ISE 13.1 with edk on Win 7 and leads to error

Processor Could not be STOPPED - MicroBlaze Pipeline Stalled on a Blocking Instruction or Invalid Bus Access
        Stalled PC: 0x00000008.

 

I do not know whether one can use bootloop marked to initialize block ram address 0 in ISE 13.1. I know its possible in earlier versions. 

 

Best regards

Vijay

0 Kudos