UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor yazar
Visitor
416 Views
Registered: ‎07-02-2018

Partial Reconfiguration support in Petalinux 2018.3 for Zynq 7000 devices

Hi,

As stated in Wiki page ( https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841645/Solution+Zynq+PL+Programming+With+FPGA+Manager ), Partial Reconfiguration is not supported yet. When I try to program FPGA using partial bit stream, it doesn't work as expected. AFAIK, previous driver before FPGA Manager which is xilinx_devcfg.c supports PR ( https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841833/Programming+the+Programmable+Logic ).

When I looked zynq-fpga.c source which I assume the source code of new FPGA manager I saw that there is code about PR, but it doesn't work. During my trials, I set to "flags" file before programming FPGA to 0 and 1 but none of them worked.

I definitely need PR support so how should I proceed? DTO isn't necessarily a need for me. I don't think that there is a HW limitation.

a) Compile old xilinx_devcfg.c driver for Petalinux 2018.3 and disable FPGA Manager. 

b) Somehow patch FPGA Manager

c) Wait (how long?) Xilinx to solve this issue

 

Best,

Alper

0 Kudos
1 Reply
Visitor yang5215986
Visitor
232 Views
Registered: ‎12-10-2018

Re: Partial Reconfiguration support in Petalinux 2018.3 for Zynq 7000 devices

我目前在petalinux2018.1也需要这个部分重配置,请问作者解决了吗。我在16.4上部分重配置可以使用。
急需解决
0 Kudos