UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
1,043 Views
Registered: ‎11-23-2017

TRD Reference Design ZCU102

Hi all !

 

I tried to rebuild the TRD_reference Design for ZCU102 (ZynqUltrascale+ MPSoC) module by module by following the procedure explained at http://www.wiki.xilinx.com/Zynq+UltraScale+MPSoC+Base+TRD+2017.2 , but

i am unable to figured out how could we create the individual device tree files such as located in the TRD reference design directory such as : 

 

/home/path-toTRD/project-spec/meta-user/recipes-bsp/device-tree/files

 

Thanks

Tags (2)
0 Kudos
3 Replies
Moderator
Moderator
1,028 Views
Registered: ‎12-04-2016

Re: TRD Reference Design ZCU102

Hi

 

There are DTG (Device tree generator) scripts in the petalinux tools that actually generates these dts/dtsi files. You dont need to bother about this. These are exported by the HDF file.

 

http://www.wiki.xilinx.com/Build+Device+Tree+Blob (Refer section:- Creating a Device Tree Source (.dts/.dtsi) files)

 

Best Regards

Shabbir

0 Kudos
Contributor
Contributor
958 Views
Registered: ‎11-23-2017

Re: TRD Reference Design ZCU102

Thanks it solved the problem!

0 Kudos
Moderator
Moderator
912 Views
Registered: ‎12-04-2016

Re: TRD Reference Design ZCU102

Hi 

 

If the issue is resolved after following this thread, kindly select the accept this as solution button, that will stop others from responding on top of this thread

 

 

Best Regards

Shabbir

0 Kudos