UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer vnesterov
Observer
10,843 Views
Registered: ‎12-10-2015

TRD, TPG pattern question

Jump to solution

Hi,


I changed the TRD 2015.4 for my purpose, I need just to get frame into PS and send through ethernet.
I left the VTC+TPG+VDMA pipeline and TRD linux application.
Now I set "Solid green" 352x288 pattern for TPG and I want to get this frame in Sobel filter sw function, but I got this frame with zero includings.


There near 80 rows are ok, but then 49 rows include 100 zero bytes each. And other rows also ok.


I checked data after TPG and I found this situation into waveform but I can't understand why it happens.
Could you help me?

 

352x288.gif
Vladimir

0 Kudos
1 Solution

Accepted Solutions
Observer vnesterov
Observer
21,374 Views
Registered: ‎12-10-2015

Re: TRD, TPG pattern question

Jump to solution

Oh, I got it.

It was just moving box. 

 

	v4l2_tpg_set_ctrl(V4L2_CID_XILINX_TPG_BOX_SIZE, 50);
	v4l2_tpg_set_ctrl(V4L2_CID_XILINX_TPG_BOX_COLOR, 0);

tpg_13.jpg

 

Vladimir

0 Kudos
1 Reply
Observer vnesterov
Observer
21,375 Views
Registered: ‎12-10-2015

Re: TRD, TPG pattern question

Jump to solution

Oh, I got it.

It was just moving box. 

 

	v4l2_tpg_set_ctrl(V4L2_CID_XILINX_TPG_BOX_SIZE, 50);
	v4l2_tpg_set_ctrl(V4L2_CID_XILINX_TPG_BOX_COLOR, 0);

tpg_13.jpg

 

Vladimir

0 Kudos