UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor vir_t
Visitor
341 Views
Registered: ‎07-04-2019

Usage of Pipes in Xilinx

I tried to use pipes after writing 3 separate kernels.It seems as if the tool doesn't support this datatype. I went through Xilinx materials,but I did not get any help.

Currently I am using pragma

pipe int p0 __attribute__((xcl_reqd_pipe_depth(92160)));

But this is suitable for OpenCL kernel.But my kernel is in .cpp format.Is there any other pragma I can use in my kernel instead of this?Should I have to use any header file?

pipes 2.PNG
Pipes.PNG
0 Kudos
2 Replies
Highlighted
233 Views
Registered: ‎03-04-2019

Re: Usage of Pipes in Xilinx

What version of opencl are you using. check by doing clinfo.
0 Kudos
Visitor vir_t
Visitor
204 Views
Registered: ‎07-04-2019

Re: Usage of Pipes in Xilinx

Xilinx OpenCL Compiler Version : v2018.2

Version_info.PNG
0 Kudos