cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
856 Views
Registered: ‎04-04-2018

gmii_to_rgmii DTS configuration issues on my zynq 7000

Hi ,

I've a setup where I want to use ENET0 through EMIO. I've therefore used the logicore GMII to RGMII. ( please note that I've successfully done a test when ENET0 is connected to MIO, RGMII pins are connected in // to MIO and EMIO on my enclustra Zynq Base board).

I use buildroot as Linux distro( it uses xilinx's kerne: linux-xlnx) I've modify my DTS according  to to what I saw on multiple forum , what I still have the following problem:

swt-buildroot login: macb e000b000.ethernet eth0: unable to generate target frequency: 125000000 Hz
macb e000b000.ethernet eth0: link up (1000/Full)

How shall I setup my DTS to make it work ? 

Note: I use a Kernel from 2017 where xilinx_emacps.c is still present .

My DTS are separeted in multiples part. see the interesting part here:

"zynq-7000.dtsi"

gem0: ethernet@e000b000 {
compatible = "cdns,zynq-gem", "cdns,gem";
reg = <0xe000b000 0x1000>;
status = "disabled";
interrupts = <0 22 4>;
clocks = <&clkc 30>, <&clkc 30>, <&clkc 13>;
clock-names = "pclk", "hclk", "tx_clk";
#address-cells = <1>;
#size-cells = <0>;
};

 

"zynq-enclustra-zx-common.dtsi"

/


mdio {
compatible = "cdns,macb-mdio";
reg = <0xe000b000 0x1000>;
clocks = <&clkc 30>, <&clkc 30>, <&clkc 13>;
clock-names = "pclk", "hclk", "tx_clk";
#address-cells = <1>;
#size-cells = <0>;
phy3: ethernet-phy@3 {
reg = <3>;
};
gmiitorgmii: gmiitorgmii@8 {
compatible = "xlnx,gmii-to-rgmii-1.0";
reg = <8>;
phy-handle = <&phy3>;
};

};

};

&gem0 {
status = "okay";
phy-mode = "rgmii-id";
phy-handle = <&phy3>;
};

ip.PNG
0 Kudos
Reply
0 Replies