UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor celmqui
Visitor
136 Views
Registered: ‎08-02-2018

need guidance setting up Yocto for building three boards derived from ZC702

We would like to use Yocto and the meta-xilinx and meta-xilinx-tools layers to build images for three boards, all of which are derived from the ZC702 design.  We have the same core compute subsystem as ZC702 and then have varying peripherals and kernel features around that core.

For each board, we will have a custom device-tree, u-boot config, kernel config and bitstream.  For some of the boards, we may also include a tarball of a device driver supplied by another vendor.  This device driver dictates that we use a 4.9 kernel, which is found in the 2017.4 releases of these Xilinx meta layers.  We therefore can't use the latest 2018.3 versions, or at least failed in our attempts to get that meta layer to use the 4.9 kernel instead of 4.14 that it uses by default.

We need some help figuring out how to create our own meta layer and populate the directories and config files within it to allow us to build for these different versions of hardware.  We struggle getting the tools to use our device tree .dts files for example, with it always insisting on pulling one from Xilinx GIT repo.  Instructions for using the 2017.4 versions of the Xilinx meta layers seem to have disappeared and only the 2018.3 version documentation is there and those instructions seem to fail for us, apparently depending on things that are new in 2018.3 and do not exist in 2017.4.

Where can we look for details on structuring our own layer that will have support for three or more "machines" under it, where each machine can provide its own device-tree, u-boot config, kernel config and bitstream and use kernel version 4.9 as found in the 2017.4 release of the Xilinx tools?

Any help greatly appreciated.

Chris

0 Kudos