UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
122 Views
Registered: ‎04-06-2018

zynq device tree for DMA

It is me again with DMA and device tree question.

Probably I am doing something wrong with my device tree source , because this is what I see in my /proc/device-tree

Can you explain to me : I have this inside amba : axi_dma_0@40400000 but also axidmatest@1 right after,

is it an instance of the driver ? is it a kind of client of axi_dma_0 which is the real component at the block diagram ?

:(

any clear example of the right one ?

My DMA still works for small data transfer, using code in the user space , but it is failing for large.

Regards.

0devicectree.png
0 Kudos
1 Reply
Explorer
Explorer
50 Views
Registered: ‎09-14-2016

Re: zynq device tree for DMA

Hi @maikonnascimento,

 

Maybe take a look to the pool size :

 

mtdrv,ip-reg-len = <biggest value here>

 

Regards,

Trigger

0 Kudos