UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor apweiss
Visitor
80 Views
Registered: ‎01-02-2013

ATCLK for ITM

Hi,
I am looking for a reference on how the ATCLK (ATB clock, input for the Coresight ITMis sourced. The Coresight spec allows to source ATCLK by TRACECLKIN or asynchronously. The latter seems to be the case for the Zynq. From which clock is the ATCLK derived? 

Is it the "trace_clk" (UG585, table 25-3) or the "TPIU clock" (IP generator forZYNQ7 processing system (5.5))?

Thanks!

Tags (3)