UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor painkil
Visitor
111 Views
Registered: ‎09-27-2014

AXI IIC Pulse Train after NACK

i2c_write_code.png

 

i2c_pulse_train_error.png

 

 

I'm using AXI IIC module with Microblaze in Vivado 2018.3.

I have a problem in resetting target slave device which have 0x70 of slave address.

When I write some data to I2c Slave Target to reset that device.I got SCL pulse train until I reset I2c bus. this causing I2c Bus Busy and errors.

STOP conditions not coming even that I scheduled to write STOP command to TXFIFO (0x108) with 0x280 (0x200 is STOP Command in AXI IIC module)

Please tell me if there anything that I have to reset this state.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
80 Views
Registered: ‎09-01-2014

Re: AXI IIC Pulse Train after NACK

Please make sure you don’t disable the IIC when trying to flush the FIFO.

0 Kudos