UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
1,967 Views
Registered: ‎11-21-2013

AXI Interconnection Enable DATA FIFO, Why and How?

Hi, Everyone,

 

Basically i want to use AXI3/4 Interconnection to move data between DDR from/to PL in ZYNQ SoC.

 

I have a hard time understanding the option to enable DATA FIFO in AXI Interconnection IP,  as i can only find documents stating how to enable DATA FIFO for 32 depth or 512 depth (packet mode).

 

And a snipshot of information i got here: https://www.xilinx.com/support/answers/62785.html

 

However i don't know the purpose of why i should enable this option,  how does this option influences the communication signals (AXI Read/Write channels),  and the performance?

 

I appreciate if someone could explain or point me links to help me understand my doubts.

0 Kudos