UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ba5eb@ndj
Visitor
824 Views
Registered: ‎08-14-2017

AXI Quad SPI example IP Project does nothing

Hi,

 

I'm new to the AXI Quad SPI IP.  I have an FPGA that controls a Clock IC through SPI.  The FPGA gets commands from a processor.  I want to use the AXI traffic generator to initialize the Clock IC and then use my own state machine that generates AXI transactions to the Quad SPI.  The example IP Project for AXI Quad SPI does not simulate the address transactions that are in the .coe files when simulated.  How do I get the example IP project to work in Vivado 2016.4?

0 Kudos
1 Reply
Visitor ba5eb@ndj
Visitor
740 Views
Registered: ‎08-14-2017

Re: AXI Quad SPI example IP Project does nothing

I run the Implementation and then the run post implementation timing simulation and the spi bus only raises the ss bit high and then io0 bit flips twice.

0 Kudos