UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
2,330 Views
Registered: ‎01-20-2014

Autogenetaion of pin constraints for the zynq design using Vivado

Jump to solution

hi.,

i am designing custom board using zynq-7z045-900i.

i did my basic design in vivado HLS.

i have systhesis it. 

can i able to generate the tool recommended pin constraints to my design.

this i want to do it and used the same pin assignments for my PCB design.

i didnt find anything about this auto generation of pins.

i m using ENET1 , SPI0,SPI1,IIC1 on EMIOs.

 

any guidelines much appriciated.......

thanks in advance.................

 

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
2,882 Views
Registered: ‎01-20-2014

Re: Autogenetaion of pin constraints for the zynq design using Vivado

Jump to solution

hi all.,

i came to know the auo placeing io ports.

after synthesis i went io pin planning(defalut layout). selected auto io pin placing of each interface .

....

BK.,

0 Kudos
1 Reply
Highlighted
2,883 Views
Registered: ‎01-20-2014

Re: Autogenetaion of pin constraints for the zynq design using Vivado

Jump to solution

hi all.,

i came to know the auo placeing io ports.

after synthesis i went io pin planning(defalut layout). selected auto io pin placing of each interface .

....

BK.,

0 Kudos