We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor joris
Registered: ‎07-19-2016

Baremetal usleep implementation bug

The standalone_v5_5 has a problem with the usleep implementation when you are going to run the global timer with other dividers.


In the v5_5 version the usleep does assume that the global timer runs at CPU frequency divided by 2.

It does not compensate for a changed global timer prescaler.


Xilinx: please fix this. You could either fetch the prescaler value and change the usleep implementation so that it can adjust the time to sleep accordingly (might be tricky with multi CPU implementation that change the prescaler value while usleep is waiting) OR just assert in the usleep function when the prescaler is not as expected.

Tags (3)
0 Kudos