UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor quinchi16
Visitor
3,699 Views
Registered: ‎08-13-2008

Core Generator - add peripheral to EDK 9.1

Hi,

 

I created 2 components using  the CORE generator (SPI and an dual port block memory),  I have tried import the components to the EDK 9.1, because I need these IP how 2 peripherals in my system with PPC. I changed the user_logic, but for example with the dual port block memory when is import the peripheral,  does not find its wrapped.

 

Maybe there is anybody who can help me?

 

Thanks 

 
0 Kudos