UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor serdarrpf
Visitor
9,503 Views
Registered: ‎06-15-2015

Generating clock with vivado

Hi,

I am using Vivado with a ZedBoard  programming in VHDL (PL). The ZedBoard clock source for PL is 100Mhz. I need two clocks: clkgen1= 100kHz and clkgen2= 350Mhz to clock the FMC.

 

How can I generate these clocks in Vivado? I know I can use PLL or Mmcm. Which one would be better?

 

Is there any tutorial?

 

Thank you.

Tags (2)
0 Kudos
5 Replies
Xilinx Employee
Xilinx Employee
9,490 Views
Registered: ‎08-01-2008

Re: Generating clock with vivado

---- Where can i read documentation about this?

You can find documents about zed board in the following board’s link http://www.xilinx.com/support/university/boards-portfolio/xup-boards/XUPZedBoard.html .

-------How can i do this in Vivado?
Check whether the below thread applicable to your issue
http://forums.xilinx.com/xlnx/board/crawl_message?board.id=GenDis&message.id=18987

________________________________________________
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
9,489 Views
Registered: ‎08-01-2008

Re: Generating clock with vivado

related discussion

http://forums.xilinx.com/t5/Design-Entry/Configuration-of-PLL-ZedBoard/m-p/598773#M8485
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
9,475 Views
Registered: ‎07-21-2014

Re: Generating clock with vivado

Hi,
You can find more information regarding 7 series clocking resources (MMCM/PLL) in following UG.

http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf

PLL is actually a subset of MMCM. General usage description of these resources, you can find at page 67 of this user guide.

Thanks,
Shreyas
----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Visitor serdarrpf
Visitor
9,473 Views
Registered: ‎06-15-2015

Re: Generating clock with vivado

The thread is about

ZedBoard Vivado licence??

0 Kudos
Xilinx Employee
Xilinx Employee
9,444 Views
Registered: ‎07-23-2012

Re: Generating clock with vivado

Where is the PL clock coming from? Why are you not considering to use FCLK available in PS?

If the clock is coming to the PL then you can use either MMCM or PLL. Please note that PLL is a subset of MMCM functionalities.

I would recommend you to refer to UG482 and PG065.
-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
0 Kudos