UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
3,524 Views
Registered: ‎11-21-2014

How to delete or force not to generate certain ports in Vivado HLS?

Hi,

 

I am developing Video IPs. I made an algorithm in C++ and did interface synthesis for AXI4Stream which generated IP. In the IP,  I do not need signals TID, TDEST, TKEEP, TSTRB as they are not supported and have created problems.


Untitled1.png

Please help me to remove or use directives to not generate those signals as they might have caused interoperability issues.

Thanks

0 Kudos