UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

How to solve issues of Core, Memory and Debug domain not powered

Highlighted
Visitor
Posts: 3
Registered: ‎08-29-2018

How to solve issues of Core, Memory and Debug domain not powered

Hi,

 

I have emulated a Tensilica DSP on Artix7 FPGA on Zynq7000. While trying to access the softcore using Laughterbach, observed the logs such as following. Can you please let me know how to solve this issue in design? Is it something to do with design? Because the Tensilica DSP emulated on FPGA using a bit file generated after using RTL from Cadence,  and Vivado tool for bit file generation.

 

CXTLX5Core: Core Domain is not powered
CXTLX5Core: Memory Domain is not powered
CXTLX5Core: Debug Domain is not powered

 

Attachment: Logs obtained from Laughterbach, Trace32.

Regards,

Vishwanath