We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor dtl_yonsei

Internal Data Exception

Hello All.


I want to build a project that contains AXI chip2chip master and slave both. (Selected IO SDR, connected to each other directly)

However, during the implementation stage, I got a message below and failed.


Internal Data Exception: Site type arc id '24' out of range. The pips vector has 11 elements. The site type name is 'BITSLICE_RX_TX'


Isn't it possible to build an hardware that contains both AXI chip2chip master and slave?

Or, Is there any solution for this problem?


My vivado version is 2017.4 version and run on Windows 10.




0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee

Re: Internal Data Exception

The chip2chip has special IO primitives, you will have to loopback in the testbench/board.
0 Kudos