UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor chmousset
Visitor
2,422 Views
Registered: ‎07-12-2017

JTAG and mode pins

Jump to solution

Hello,

 

I'm having troubles running the FSBL from JTAG when the mode_pins are set to QSPI boot.

JTAG download does work, and running the FSBL doesn't trow any errors but I can't see any FSBL output on the serial terminal.

 

If I change the mode_pins to JTAG boot everything works like a charm as I can see the FSBL output on the serial terminal.

 

Is there a way to make debug work regardless of the mode_pins settings?

0 Kudos
1 Solution

Accepted Solutions
Scholar pratham
Scholar
3,998 Views
Registered: ‎06-05-2013

Re: JTAG and mode pins

Jump to solution

@chmousset Give this a try.

 

For MPSOC,

 

Add the following change to in FSBL(xfsbl_initilization.c) and give it a try.
 
                /**
                * Read Boot Mode register and update the value
                */
                BootMode = XFsbl_In32(CRL_APB_BOOT_MODE_USER) &
                                                CRL_APB_BOOT_MODE_USER_BOOT_MODE_MASK;
 
                //Add this line
                BootMode = XFSBL_JTAG_BOOT_MODE;
 
A similar line can be added for Zynq in main.c
-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
5 Replies
Scholar pratham
Scholar
3,999 Views
Registered: ‎06-05-2013

Re: JTAG and mode pins

Jump to solution

@chmousset Give this a try.

 

For MPSOC,

 

Add the following change to in FSBL(xfsbl_initilization.c) and give it a try.
 
                /**
                * Read Boot Mode register and update the value
                */
                BootMode = XFsbl_In32(CRL_APB_BOOT_MODE_USER) &
                                                CRL_APB_BOOT_MODE_USER_BOOT_MODE_MASK;
 
                //Add this line
                BootMode = XFSBL_JTAG_BOOT_MODE;
 
A similar line can be added for Zynq in main.c
-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Moderator
Moderator
2,361 Views
Registered: ‎09-12-2007

Re: JTAG and mode pins

Jump to solution
0 Kudos
Visitor chmousset
Visitor
2,318 Views
Registered: ‎07-12-2017

Re: JTAG and mode pins

Jump to solution
@pratham thanks, I tried this solution and works but it's a bit tricky to use.
basically, I need two different FSBLs, one for production (flashed on the QSPI) and another I load through JTAG, with the actual modification.
It works most of the time, but I couldn't get it to be 100% reliable.
0 Kudos
Visitor chmousset
Visitor
2,318 Views
Registered: ‎07-12-2017

Re: JTAG and mode pins

Jump to solution
@stephenm well that's exactly what I was hoping for!
I'll give it a try later.

thanks
0 Kudos
Visitor chmousset
Visitor
2,234 Views
Registered: ‎07-12-2017

Re: JTAG and mode pins

Jump to solution

Turns out there seems to be no alt_mode options for Zynq-7000, only for utltrascale.

 

I'll go the way @pratham advises.

 

0 Kudos