UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant canonind
Participant
384 Views
Registered: ‎05-08-2013

MPSoc JTAG programming hangs on CHECK PLL LOCK FOR LANE1 polling

Hello,

 

Working environment:

VIVADO 2018.2

SDK 2018.2

OS: Windows 10 64-Bit

FPGA: MPSoc XCZU3CG-1SFVC784E

 

My problem is that when I want to launch an elf application on SDK through JTAG, SDK hangs with the following error:

Timeout Reached. Mask poll failed at ADDRESS: 0XFD4023E4 MASK: 0x00000010.

 

I commented the line which does the polling in psu_init.tcl and I got the following error:

Timeout Reached. Mask poll failed at ADDRESS: 0XFD4063E4 MASK: 0x00000010.

 

 

Also commenting out this line in psu_init.tcl I am able to program the FPGA over JTAG and the application runs fine.

 

Now the question is: I also need to use PS Ethernet Controller in my application (GEM3). And I see that these 2 polls are for Clock Locked status. So are these clocks or the SERDES module (0xFD400000) in general relevant for the PS Ethernet controller?

 

Regards,

Berk

0 Kudos