We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer loyalluna
Registered: ‎07-13-2015

Multiple memory access


I have one design question.

I want to code a low memory access protocol.

So, I have a AXI CDMA in SG mode. I have coded it by using bram and currently I can read and write to specific addresses on DRAM.

but what I want is reading from a specific address and then use the data of this address as next address to access on DRAM and after that write this data to another fix address. Therefore, I do not think I can use fix address as buffer address on Bram.
Does anyone have any suggestion?
I really appriciat.
Many thanks.

Tags (4)
0 Kudos