UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer jluisgt
Observer
4,527 Views
Registered: ‎10-22-2014

Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

We need to use both uart ports in order to communicate with a H-bridge and send data to the computer.

 

Everything was working fine but, in order to save the program in the QSPI flash memory and not to program the ARM every time we need to run a test, we follow the Xilinx University Program Advanced embedded tutorial (#5) and we make a Zynq FSBL (First stage bootloader) BSP. But using this BSP and debugging we don't get any data on the terminal (if we eliminate the UART0 in vivado we can receive data but if we activate both UARTS we get nothing). 

 

We already make another project, recheck the xparameters.h constant names, but every time we activate both uarts we stop to receive data, even when the program appears to be running.

 

We are out of ideas. Any advice? Anyone experience this problem?

 

We are using Vivado and SDK 2014.2

 

 

 

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
6,575 Views
Registered: ‎07-01-2010

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

Hi,

 

Can you cross verify if the stdin/stdout  bsp settings are set to uart1?

 

SDK_stdin_stdout.JPG

 

 

Regards,

Achutha

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------
5 Replies
Observer jluisgt
Observer
4,511 Views
Registered: ‎10-22-2014

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

UART1 it's mapped to MIO 48 and 49 (as default) 

 

UART0 it's mapped to

MIO 10          PMOD JF2             RX

MIO 11          PMOD JF3             TX

 

We are using a Zybo, by the way.

0 Kudos
Xilinx Employee
Xilinx Employee
6,576 Views
Registered: ‎07-01-2010

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

Hi,

 

Can you cross verify if the stdin/stdout  bsp settings are set to uart1?

 

SDK_stdin_stdout.JPG

 

 

Regards,

Achutha

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------
Scholar trenz-al
Scholar
4,486 Views
Registered: ‎11-09-2013

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

debug as

 

you will see in debugger what uart is used or where progam gets stuck

 

we are porting arduino library to zynq

http://youtu.be/QYmZovrErwY

 

as soon as we add the UART support.. well comes soon :)

 

 

Observer jluisgt
Observer
4,474 Views
Registered: ‎10-22-2014

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution

That was it! We ended up discovering it in the morning and when I went to post the solution I see your response. Thanks a lot achutha.

 

 

0 Kudos
Observer jluisgt
Observer
4,473 Views
Registered: ‎10-22-2014

Re: Problem using two uarts with a Zynq First Stage Boot Loader BSP. SDK 2014.2

Jump to solution
This project looks amazing! I'll be pending and good luck with that!
0 Kudos