UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer jdubb007
Observer
100 Views
Registered: ‎10-31-2011

Proc Sys Reset

Hi,

I have an embedded systems application where I'm using several DCMs and PLLs to generate all the clocks required by my design. My design also uses the proc_sys_reset IP to generate the PLB, Peripheral and processor resets. The Locked output from the last DCM is driving the "DCM_Locked" input to the proc_sys_reset IP as recommended by the datasheet.

Based on my simulation it appears that the proc_sys_reset synchronously asserts/de-asserts the outputs. I would think it would asynchronously assert and synchronously de-assert the outputs otherwise, it's going to start using Slowest_Clk input before the DCMs have locked. 

Is the the correct behavior for Proc Sys Reset IP? If so, what is the functional difference between driving  Ext_Reset_In, Aux_Reset_In and DCM_Locked inputs?

0 Kudos
2 Replies
Moderator
Moderator
53 Views
Registered: ‎07-31-2012

Re: Proc Sys Reset

Hi @jdubb007,

As the name slowest_sync_clk input says it should be connected to the slowest synchronous clock used in the system. 

DCM locked from clock generator to processing system reset is connected when clock from the DCM is used for system.

Whereas external reset is asynchronous input which is synchronized with clock used in system.

Same is with auxiliary reset but is used as assistant to main reset.

 

Regard

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Observer jdubb007
Observer
39 Views
Registered: ‎10-31-2011

Re: Proc Sys Reset

Hi Praveen,

Thanks for your feedback! I have attached a block diagram and simulation screenshot for reference. In the block diagram, the output of a DCM is driving the "DCM_Locked" input of the Proc Sys Reset module. I was thinking that anytime a DCM loses lock it would cause Proc Sys Reset to asynchronously activate the reset outputs. So I expected to see the three outputs toggle high to the left of the red circled area in the sim screenshot). However, based on my simulation a clock has to be present for the module to activate the reset outputs (see red circled area in sim). I wanted to confirm that's the correct behavior or perhaps I don't have an accurate simulation model for the Proc Sys Reset module.proc_sys_rst.pngproc_sys_rst_sim.jpg

 

0 Kudos