UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Require Tutorial

Highlighted
Adventurer
Posts: 52
Registered: ‎10-23-2014

Require Tutorial

 

 

 Is there any tutorial which explains the processing of creating and importing custom IP in XPS 14.5.

 

IP is of type connected to AXI4 Bus which is Burst capable, high throughput and Memory Mapped Interface.

 

All the tutorials currently available only explains the addition of an IP of type which can be connected over AXI4_lite bus.

I tried to create one of the kind previously mentioned, But i am not successful.

Is it necessary to add a BRAM and its controllers specially when we are creating this kind of  IP ?? 

Moderator
Posts: 3,051
Registered: ‎10-24-2013

Re: Require Tutorial

[ Edited ]

Hi,
Please check if these helps.
https://wiki.ittc.ku.edu/ittc/images/d/df/CustomIP.pdf
https://wiki.ittc.ku.edu/ittc/images/4/4a/Edk_customCores.pdf

https://www.youtube.com/playlist?list=PL6BCB2A81CBD665C5

 

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Posts: 1,801
Topics: 4
Kudos: 209
Solutions: 222
Registered: ‎06-14-2012

Re: Require Tutorial

[ Edited ]

Please check the EDK CTT. This is a old one but this is valid for XPS 14.5.

 

Chapter-6 would be relevant. Hope this helps.

 

http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/edk_ctt.pdf

 

Regards

Sikta

Adventurer
Posts: 52
Registered: ‎10-23-2014

Re: Require Tutorial

 

Thanks for replying.

But that was not useful.

I want a tutorial if any of them shows creating a custom IP which facilitates Burst Transaction support.  

Scholar
Posts: 1,596
Registered: ‎09-05-2011

Re: Require Tutorial

Check the attachment with the answer record below:

http://www.xilinx.com/support/answers/37425.html

 

It has a collection of Verilog template of AXI4 (full) master and AXI4 (full) slave. These should support burst transactions.  

.