UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Smartconnect expectation for write address and data valid

Highlighted
Observer
Posts: 53
Registered: ‎05-19-2017

Smartconnect expectation for write address and data valid

In my other topic I was referred to AR #63381 about how Xilinx slave IPs require both the write address and data valid signals to go high at the same time before they're prepared to accept any requests. I'm taking that assertion on faith right now, though I will note that when I interfaced directly with the US+ MIG's AXI interface I was able to assert address valid and then data valid.

 

My question here is regarding the AXI smartconnect IP. In this instance, is the IP treated as if it is a slave device and requires both address and data valid to be asserted?

Xilinx Employee
Posts: 570
Registered: ‎07-30-2007

Re: Smartconnect expectation for write address and data valid

No. The AR is trying to say that many of the simple endpoint IP, like AXI GPIO, which were based on AXI Lite IPIF, may exhibit this behavior.

 

An the AR doesn't say they have to be asserted at the same time, but that the master is not allowed to have a dependency of one channel to another- that behavior is reserved for slave interfaces.

Observer
Posts: 53
Registered: ‎05-19-2017

Re: Smartconnect expectation for write address and data valid

Could you clarify on what you mean by dependency of one channel to another?