UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor creemers
Visitor
3,569 Views
Registered: ‎07-01-2013

Software read of APU_FREQ of the FSBL

Jump to solution

Hello,

 

Is it possible to read out the APU_FREQ of the FSBL with software?

We want to make sure that the clockspeed is correct set.

 

Regards,

Roger Creemers

 

 

0 Kudos
1 Solution

Accepted Solutions
Visitor creemers
Visitor
6,485 Views
Registered: ‎07-01-2013

Re: Software read of APU_FREQ of the FSBL

Jump to solution

Solved by reading the TRM (rfm)

read ARM_PLL_CTRL register

pll clock is 33MHz

verify the bits 

and read also the CLK_621_true for the divider.

 

you can multiply/divide the values for the clockfrequency

0 Kudos
1 Reply
Visitor creemers
Visitor
6,486 Views
Registered: ‎07-01-2013

Re: Software read of APU_FREQ of the FSBL

Jump to solution

Solved by reading the TRM (rfm)

read ARM_PLL_CTRL register

pll clock is 33MHz

verify the bits 

and read also the CLK_621_true for the divider.

 

you can multiply/divide the values for the clockfrequency

0 Kudos