UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie srixilinx
Newbie
225 Views
Registered: ‎02-21-2019

Systemverilog Design of AXI4

Hi,

I have a project coming up in 2 weeks. So, I'm looking for AXI4 design in SystemVerilog to verify and emulate. It would be very helpful if anyone in this forum could provide me a design.

 

Thanks

0 Kudos
5 Replies
Scholar dgisselq
Scholar
222 Views
Registered: ‎05-21-2015

Re: Systemverilog Design of AXI4

Have you considered this AXI-lite design?

Dan

0 Kudos
Newbie srixilinx
Newbie
206 Views
Registered: ‎02-21-2019

Re: Systemverilog Design of AXI4

Ya, I was looking at AXI lite as well, but could not find a proper design. This document is very useful, thank you!

Do you have a design code of AXI lite?

0 Kudos
Scholar dgisselq
Scholar
149 Views
Registered: ‎05-21-2015

Re: Systemverilog Design of AXI4

@srixilinx,

Do I have a design that uses AXI lite?  Yes.  The link I gave you above links to it liberally.  In case you haven't found it, you can check it out here.

Dan

0 Kudos
Scholar dgisselq
Scholar
181 Views
Registered: ‎05-21-2015

Re: Systemverilog Design of AXI4

@srixilinx,

It should be linked throughout that article.  (Yes, that was an AXI-lite article.)  If you don't see it, you can find the code here.

Dan

0 Kudos
Newbie srixilinx
Newbie
176 Views
Registered: ‎02-21-2019

Re: Systemverilog Design of AXI4

@dgisselq  Thank you for your quick response! I will go through the code

0 Kudos