Timing contraint for EMIO SPI and AXI SPI standard...

diverger · ‎02-08-2019

As known the EMIO will route the signals between PL and PS, so do I need add timing contraints for EMIO SPI? And what about AXI SPI standar mode?

abhinayp · ‎02-09-2019

Hi @diverger,

Please refer the below Answer Record for the timing constraints examples of SPI EMIO.

https://www.xilinx.com/support/answers/63174.html

Refer below link and go to page 89

https://www.xilinx.com/support/documentation/ip_documentation/axi_quad_spi/v3_2/pg153-axi-quad-spi.pdf

Best Regards
Abhinay PS
------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------

Timing contraint for EMIO SPI and AXI SPI standard mode

Re: Timing contraint for EMIO SPI and AXI SPI standard mode