UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer mxdsgnl
Observer
263 Views
Registered: ‎11-15-2017

Vivado 2018.3 IRQ_F2P mapping

Hi,

 

I have interrupts connected to the IRQ_F2P port in my ip integrator design:

The dialog box in the zynq config states that the MSB (Bit 15) should be assigned to 91.  According to this, the LSB (Bit 0) should be assigned to IRQ 61.  The BSP generation script that produces xparameters.h maps these backward as shown in the picture.  I have verified in the SDK that the the interrupt through bit 0 is handled at vector 61.  However, the SDK script connects them as shown in purple below....

This did not happen in 2017.4.  Current work around is to override these #define literals.  However, this should be fixed in the script generation.  Would you please submit a problem report?

Thanks,

Nick

interrupt_IPI.png

2 Replies
Observer mxdsgnl
Observer
194 Views
Registered: ‎11-15-2017

Re: Vivado 2018.3 IRQ_F2P mapping

I noticed that I wrote 2018.3.  However, this is occuring in 2018.2.

0 Kudos
Moderator
Moderator
130 Views
Registered: ‎07-31-2012

Re: Vivado 2018.3 IRQ_F2P mapping

Hi @mxdsgnl ,

Please share your block design bd.tcl file to replicate the issue and if it occurs in 2018.3 I may have to file request.

Regards

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos