UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor chesh
Visitor
7,076 Views
Registered: ‎01-17-2016

Vivado block diagram: signal to a bus

Jump to solution

Very basic question, but I could not find it on google. 

I'm upgrading from Vivado 2015.2 to 2015.4 and I'm having a error when I verify my design.

The error is on signal in my blockdiagram which goes from a signal to a bus of 1 bit wide (so a std_logic to std_logic_vector reset_n to reset_n[0:0]

I know I have to use the slice IP to change from a bus to a signal but what to use the other way around?

 

This issue appear between my ps_subsystem which gives an std_logic and my own reset controller which expects a std_logic_vector[0:0]

 

 signal_to_vector.png

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
13,747 Views
Registered: ‎07-21-2014

Re: Vivado block diagram: signal to a bus

Jump to solution

Hi,

Can you see if concat ip helps you?

-Shreays

----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
2 Replies
Xilinx Employee
Xilinx Employee
13,748 Views
Registered: ‎07-21-2014

Re: Vivado block diagram: signal to a bus

Jump to solution

Hi,

Can you see if concat ip helps you?

-Shreays

----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
Visitor chesh
Visitor
7,057 Views
Registered: ‎01-17-2016

Re: Vivado block diagram: signal to a bus

Jump to solution

 

I have tried this and still my design gave an error with verify design. 

I re-opened the design again to put a screenshot in the forum, and I click Verify Design again and now it works!

 

So this solved the problem! Great thanks! 

 

I have noticed this before, that sometimes the verify design still gave errors but after closing Vivido and opening again it is OK. 

0 Kudos