UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
123 Views
Registered: ‎04-15-2014

Whether has it any bad effect about mark_debug on store_ltssm of pcie3_ultrascale_0_pcie3_uscale_core_top.v

I use ultrascale fpga gen3 integrated block for pcie(4.4) in my project. But found below:

(* mark_debug *) wire store_ltssm;

in pcie3_ultrascale_0_pcie3_uscale_core_top.v

I don't know why mark_debug remains here and whether the mark_debug has any bad effect for official product?

0 Kudos