UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor raman.brar
Visitor
1,181 Views
Registered: ‎03-29-2016

ZYNQ Ultra:: PCI Serdes instantiation

Hello all,
I am planning to work on Fidus side winger 100 (https://www.xilinx.com/products/boards-and-kits/1-o1x8yv.html) ZYNQ Ultraplus board for PCI gen 4 RTL testing. I will be using my PCI controller + ZYNQ serdes.

I am unable to find serdas IP in VIVAO. There is intergrated block of (PCI GEN3 + serdes) but not seperate serdes. How can I add serdes to my VIVADO project.

 

Thanks,
Raman

Tags (3)
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
1,018 Views
Registered: ‎02-26-2014

Re: ZYNQ Ultra:: PCI Serdes instantiation

Hi,

 

Try using Xilinx GT wizard for PCIe protocol.

 

Regards,

Ravi

0 Kudos