Discuss Processor system design for Zynq UltraScale+ MPSoC/RFSoC, Zynq-7000, MicroBlaze, and PicoBlaze. Includes both Processor Subsystem (PS) peripherals and Programable Logic (PL) IP Peripherals that are not covered by other boards such as UART, USB, SATA, DDR, GEM, AXI Ethernet, I2C, UART, etc. Additionaly includes the Vivado Processor Configuration Wizard (PCW) for Zynq-7000 and Zynq UltraScale+ SoC's.
Most Recent Threads
Before you post, please read our Community Forums Guidelines or to get started see our Community Forum Help.
Be sure to take advantage of the following self service support resources for embedded processor development on Xilinx devices.
Other Zynq Resources on the Xilinx Wiki
