UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer thobmei
Observer
2,833 Views
Registered: ‎05-28-2010

ipif enable/enable lock

Jump to solution

Hi im trying to add an enable bit to my ipif logic. Once the Enable occurs enable_temp should be hold until EOF becomes '1'.

I tried to implement is this way:

 

enable <= slv_reg0(0);

-- Locks the Enable
enlock: process(Bus2IP_Clk, Bus2IP_Reset)
begin
      if Bus2IP_Reset = '1' then
         enable_temp <= '0';
      elsif Bus2IP_Clk='1' and Bus2IP_Clk'event then
         if (enable='1') or EOF='1' then
            enable_temp <= enable;
         end if;
      end if;
end process enlock ;

 

But It seems to be optimiced to NULL

can you tell whats going wrong?

 

 

0 Kudos
1 Solution

Accepted Solutions
Observer thobmei
Observer
3,528 Views
Registered: ‎05-28-2010

Re: ipif enable/enable lock

Jump to solution

I solved it on my own I had some Probmes with Little and Big endian ...

0 Kudos
2 Replies
Explorer
Explorer
2,794 Views
Registered: ‎05-15-2009

Re: ipif enable/enable lock

Jump to solution

 

Instead of

 

if (enable='1') or EOF='1' then

 

use

 

if (enable='1') and EOF='1' then

 

If you use the OR condition, enable_temp <= enable; will run whenever enable is 1 OR EOF is 1, not when enable AND EOF are both 1.

 

 

Best,

JM

Observer thobmei
Observer
3,529 Views
Registered: ‎05-28-2010

Re: ipif enable/enable lock

Jump to solution

I solved it on my own I had some Probmes with Little and Big endian ...

0 Kudos