cancel
Showing results for 
Search instead for 
Did you mean: 
172 Views
Registered: ‎10-09-2019

1000 BASE-X 1G Ethernet issue gmii_rx_er high when gmii_rx_dv is high

Hi,

I am trying to implement a PL based 1G Ethernet solution on ZCU102 Zynq Ultrascale+ Eval board using 1G/2.5G Ethernet PCS/PMA IP CORE in 1000 BASE-X Mode.The gth transceiver output is mapped to SFP.

But during operation when gmii_rx_dv =1 (datavalid signal), sometimes I am getting gmii_rx_er error signal high. Whenever this occurs the RXDISPERR i.e status vector[5] bit is high.

What could be the reason? I am attaching the screenshot of the issue.

The signals to the ip is as follows:

independent_clock_bufg: 50 Mhz clock obtained by dividing the 300Mhz clock onboard (User_Si570)

userclk (65Mhz),userclk2 (125Mhz) obtained from txoutclk as specified in the document

and rxuserclk, rxuserclk2 obtained from rxoutclk.

configuration vector = 5'b00000

an_adv_config_vector= 16'h4001

 

Thanks in advance

 

 

 

 

Capture.PNG
0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
72 Views
Registered: ‎05-01-2013

回复: 1000 BASE-X 1G Ethernet issue gmii_rx_er high when gmii_rx_dv is high

Is this ILA screenshot on board? Or its simulation?

Does it have any RXNOTINTABLE error?

If the link partner doesn't send any data and always sends IDLE (BC50), is there any RX_ER error?

Could you GT PMA near end loopback first? Does the error also happen in loopback mode?

Please try reset IP core or doing GT RX reset multiple times. The error still happens?

0 Kudos