UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer tinghao780609
Observer
554 Views
Registered: ‎12-09-2018

10G/25G Ethernet Subsystem can't link up

HI all

 

I used the 10G/25G Ethernet Subsystem to implement my design.  The IP configuration is present in this picture. 

25G.PNG

When i test this design, the ILA shown the rx_block_lock didn't assert and the rx_gt_lock was high , the other hand switch seem didn't link up . 

How can i fix this issue?

 

 

 

0 Kudos
2 Replies
Moderator
Moderator
479 Views
Registered: ‎11-09-2017

Re: 10G/25G Ethernet Subsystem can't link up

Hi

If the positive and negative signals of a differential pair are swapped, then data cannot be correctly received on that lane.

Verify that the link has the correct polarity of each differential pair.

Did you check with loopback test before connecting to link partner?

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
Visitor leongnrl
Visitor
421 Views
Registered: ‎06-20-2014

Re: 10G/25G Ethernet Subsystem can't link up

Do you have the reference clock configured correctly? How do you configure your reference clock.

0 Kudos