UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
5,341 Views
Registered: ‎01-18-2012

1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution

Hello Xilinx world,

 

I am trying to port a functionning design from Vivado 2014.3 to vivado 2016.2.

This design uses gig_ethernet_pcs_pma inside a block design and work perfectly on target using vivado 2014.3 (pcs_pma v14.3).

 

But when using Vivado 2016.2 (pcs_pma v15.2), the signal mmcm_locked_out from gig_ethernet_pcs_pma refuses to go high...

 

Here is the waveform from the simulation:

 

Sans titre.png

 

I am using: no auto negocation, SGMII with transceivers, shared logic is included, no MDIO, i am feedding the IP with a 125 Mhz gtrefclk, and i am holding reset high while 200 Mhz independent_clock_bufg is not stable.

 

Is that a reset issue?

 

Best regards,

 

Mlefrevre

 

 

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
9,657 Views
Registered: ‎02-06-2013

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution

 

Hi

 

Please set the Example_Simulation generic before generating the output products to speed up the simulation.

 

The EXAMPLE_SIMULATION generic is provided in all modes to reduce simulation time.

In simulation, the value of EXAMPLE_SIMULATION should be 1. In implementation, the value of EXAMPLE_SIMULATION should be 0. To change the EXAMPLE_SIMULATION attribute you need to use the following command before the generation of the output products: set_property CONFIG.EXAMPLE_SIMULATION {1} [get_ips <component_name>]

IMPORTANT: EXAMPLE_SIMULATION generic should be set to 1 only for simulation; for synthesis this should be reset to 0.

 

If the Example_Simulation paremeter is not set then the initialization of the transceiver takes longer times and it holds the MMMC and output generation of the clocks takes upto 3ms. With the generic set you can see the clocks before 10us

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------

View solution in original post

0 Kudos
5 Replies
Xilinx Employee
Xilinx Employee
5,330 Views
Registered: ‎08-01-2008

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution
check this ARs
http://www.xilinx.com/support/answers/58020.html
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Adventurer
Adventurer
5,293 Views
Registered: ‎01-18-2012

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution

Thank you for the reply :)

 

But according to  http://www.xilinx.com/support/answers/54667.html this issue was resolved in vivado v14.1.

 

I have a functionning design using vivado 2014.3.

 

The mmcm won't lock when using vivado 2016.2.

 

Any idea?

 

Best regards,

 

Mlefevre.

 

 

0 Kudos
Moderator
Moderator
5,186 Views
Registered: ‎02-16-2010

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution
The snapshot shows the simulation is not run enough time. Can you run it for more time and let us know if the issue persists?

If possible, log all the signals related to SGMII IP and share the log file.

The following signals can help to understand the issue to start with.
CPLLPD
CPLLRESET
CPLLLOCK
TXOUTCLK
GTTXRESET
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
9,658 Views
Registered: ‎02-06-2013

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution

 

Hi

 

Please set the Example_Simulation generic before generating the output products to speed up the simulation.

 

The EXAMPLE_SIMULATION generic is provided in all modes to reduce simulation time.

In simulation, the value of EXAMPLE_SIMULATION should be 1. In implementation, the value of EXAMPLE_SIMULATION should be 0. To change the EXAMPLE_SIMULATION attribute you need to use the following command before the generation of the output products: set_property CONFIG.EXAMPLE_SIMULATION {1} [get_ips <component_name>]

IMPORTANT: EXAMPLE_SIMULATION generic should be set to 1 only for simulation; for synthesis this should be reset to 0.

 

If the Example_Simulation paremeter is not set then the initialization of the transceiver takes longer times and it holds the MMMC and output generation of the clocks takes upto 3ms. With the generic set you can see the clocks before 10us

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------

View solution in original post

0 Kudos
Adventurer
Adventurer
5,091 Views
Registered: ‎01-18-2012

Re: 1G Ethernet PCS/PMA SGMII V15.2 mmcm won't lock

Jump to solution

Hi ,

 

Thank you for the replies :)

 

I let the simulation running for more than 3 ms and it worked :). Thank you.

 

GT_RESET_DONE signal goes high after 3054 us, using vivado 2014.3 it goes high after 56 us...

 

Best regards,

 

Mlefevre

0 Kudos