25G Ethernet on Zynq UltraScale+ FPGA (GTY transceiver is not working)

[thaus_015]

I am using XCZU19EGFFVD1760 FPGA board, and I am checking the 25G Ethernet Speed on Zynq UltraScale+ board with QSFP but GTY transceiver is not working. 

In  10G/25G Ethernet Subsytem IP, I have set the GT selection and configuration according to the documents. 

What could be the problem ? Anyone can suggest please 

Speed : 25G
Enabled : 4 Cores
GT Selection and Configuration : GTY , Clock : 322.265 MHZ. 

GT ConfigRX Window is inactive

[guozhenp]

Is this for simulation?

Please try IP core example design first.

And add "-d SIM_SPEED_UP" to speed up the simulation

Can you see data in simulation?

[thaus_015]

>>>>Is this for simulation?           NO

After generating bitstream and dupping the .bit file into hardware. Then checking the output in ILA.

[guozhenp]

Still you can try IP core example design with near end loopback mode first.

You can also run IBERT first to confirm that GTY HW environment is good.

[thaus_015]

>>Still you can try IP core example design with near end loopback mode first.

Any link please :(

[guozhenp]

Right click on the IP core .xci file in Vivado project and select "generate IP core example design"

[pvenugo]

Hi @thaus_015 ,

Also, please refer to page 20 for further detail of IBERT example design in  https://www.xilinx.com/support/documentation/ip_documentation/ibert_ultrascale_gty/v1_3/pg196-ibert-ultrascale-gty.pdf.

Regards

Praveen