cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
606 Views
Registered: ‎12-03-2019

AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

What I want to do:

  • Run the AXI 1G/2.5G Ethernet Subsystem v7.1 (pg138-axi-ethernet.pdf) example design on Spartan-7 SP701

What I have done:

  • Open(ed) the IP Example Design (axi_ethernet_0_example) in Vivado

Questions:

  • What are the recommended next steps to get the example design running on the Spartan-7 SP701?
  • Is the Tri-Mode Ethernet MAC v9.0 (pg051-tri-mode-eth-mac.pdf) example design on Spartan-7 SP701 a better place to start?
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
430 Views
Registered: ‎09-05-2018

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Hey @ziltoid_the_omniscient ,

For pin placement, check out the IO and Clock Planning hub, specifically UG899.

Nicholas Moellers

Xilinx Worldwide Technical Support

View solution in original post

6 Replies
Highlighted
Voyager
Voyager
582 Views
Registered: ‎03-28-2016

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Spartan devices are only supported by ISE.  To my knowledge there is no easy way to take a Vivado IP and use it in ISE.  Starting with an ethernet design example that already exists in the ISE environment is your best bet.

Ted Booth - Tech. Lead FPGA Design Engineer
www.designlinxhs.com
Highlighted
549 Views
Registered: ‎12-03-2019

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Hi Ted,

Thank you for replying.

It looks like Spartan-7 devices are supported in Vivado. Can you please take a look at the following links I have provided?

Spartan-7 is not supported in ISE - https://forums.xilinx.com/t5/Other-FPGA-Architecture/do-ISE-14-7-supports-spartan-7/td-p/733236 - see balkris reply

Spartan-7 is supported in Vivado - https://www.xilinx.com/news/press/2017/xilinx-spartan-7-fpgas-now-in-production.html

Spartan-7 is supported device family for AXI 1G/2.5G Ethernet Subsystem v7.1 - https://www.xilinx.com/support/documentation/ip_documentation/axi_ethernet/v7_1/pg138-axi-ethernet.pdf - see page 4 (IP facts)

 

Ted, can you please take a look at the following questions again if Spartan-7 is supported?

Questions:

  • What are the recommended next steps to get the example design running on the Spartan-7 SP701?
  • Is the Tri-Mode Ethernet MAC v9.0 (pg051-tri-mode-eth-mac.pdf) example design on Spartan-7 SP701 a better place to start?

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
493 Views
Registered: ‎09-05-2018

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Hey @ziltoid_the_omniscient,

I would say if you've opened the Example Design, you probably want to simulate it next. You could also write it to bitstream, which might require placing some pins. We might be able to be more specific about what your next steps should be if you could be more specific about your goals.

The AXI 1G/2.5G Ethernet Subsystem consists of both a Tri-Mode Ethernet Media Access Controller (TEMAC) and an Ethernet 1G/2.5G BASE-X PCS/PMA or SGMII IP block. I find the AXI ethernet subsystem to be easiest to use.

Nicholas Moellers

Xilinx Worldwide Technical Support
Highlighted
458 Views
Registered: ‎12-03-2019

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Hi @nmoeller , thank you for your answer.

>> I would say if you've opened the Example Design, you probably want to simulate it next.

Ok.

>> You could also write it to bitstream, which might require placing some pins.

What is the process to place the pins?

>> We might be able to be more specific about what your next steps should be if you could be more specific about your goals.

Goal: send a UDP packet to Spartan-7 SP701 which is echoed back to the source.

Proposed way to reach goal: Use loopback functionality MAC RX to TX from AXI ethernet subsystem v7.1 example design.

>> I find the AXI ethernet subsystem to be easiest to use.

Thank you for confirming to use the AXI ethernet system over the TEMAC.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
431 Views
Registered: ‎09-05-2018

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Hey @ziltoid_the_omniscient ,

For pin placement, check out the IO and Clock Planning hub, specifically UG899.

Nicholas Moellers

Xilinx Worldwide Technical Support

View solution in original post

416 Views
Registered: ‎12-03-2019

Re: AXI 1G/2.5G Ethernet example design on Spartan-7 SP701

Jump to solution

Thank you @nmoeller. I will read documentation.

0 Kudos