07-29-2019 10:42 PM
I am trying to used VHDL to control MDIO unit in Axi ethernet Lite.
While simulating I observe while initiating WRITE access , MDIOCTRL status bit has gone '0' even when phy_mdio_t remains '0' as in attached image.
phy_mdio_t remains so for few more clock cycles.
Here If I trigger one more MDIO access , say READ, after status bit going zero within this time gap. No MDIO access is initiated.
I was expecting that stus bit inidcated completion of MDIO access.
Please let me know the prudent mode of use MDIO interface , what delay to apply between MDIO commands etc.
08-02-2019 01:18 AM
Core provides example design for reference, right click on .xci file and select open example design.
Example design contains test bench you can simulate and check MDIO interface.
08-02-2019 02:12 AM
I could nit find and MDIO example. What i could find was example project where one AXI_Ethernet_lite IP communicated with another.
The traffic generator (ATG) issues done signal in 8us of simulation stating the simulation is success. There is no sufficient time to simulate MDIO transactions.
Could you please let me know how to get access to MDIO example??