UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor dlippinc
Visitor
253 Views
Registered: ‎05-23-2018

Aurora

I am in need of some help. I am trying to simulate a Kintex V8p3 Aurora IP block. I currently have a Spartan 6 design working with 2 aurora blocks (v5p3). I am migrating to Kintex. The IP is different. If i force a GT_RESET i do get a write from the Spartan Aurora to the Kintex aurora. But for some reason it sends the transaction 4 times onto the AXI_RX bus. then gets out of sync thereafter. The system interface is tied off. I believe i am up against a compile option set wrong, or a reset issue, a configuration issue or clocking issue. All feedback appreciated.  Not sure why it is sending the transaction 4 times - there isn't a handshake.

Thanks for reading,

dave

 

Dave
0 Kudos