cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Chetan140
Visitor
Visitor
272 Views
Registered: ‎05-20-2020

Dual Ethernet Port LWIP

Hello,

We have a custom board that contains a zynq 7000 series FPGA and dual ethernet port with shared MDIO lines. We are able to use them individually in the Bare-metal LWIP application, but we need to use them both at the same time in LWIP. As per the documents, LWIP only supports one Eth port at a time, We need your help in achieving dual-port ethernet configuration and usage.

 

Regards,

Chetan C A

Tags (1)
0 Kudos
1 Reply
nanz
Moderator
Moderator
199 Views
Registered: ‎08-25-2009

Hi @Chetan140 ,

Could you please check the following thread and see if that helps?

https://forums.xilinx.com/t5/Processor-System-Design-and-AXI/Microblaze-dual-ethernet-problem-with-LWIP/m-p/968222#M45359

 


-------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs and our Versal Ethernet Sticky Note.

-------------------------------------------------------------------------------------------
0 Kudos