cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
601 Views
Registered: ‎09-13-2019

ERNIC (RDMA) core sends data without headers to the Ethernet interface

Jump to solution

I am using the ERNIC core to transmit data through Ethernet. The setup is straightforward:

- after reset I configure the core registers to operate the 1st queue-pair

- the core broadcasts an AtomicACK packet to all nodes (destination IP 0.0.0.0)

- a subsystem of the design writes the data to the data buffer and the WQE entry for a SEND operation to the send queue of QP1

- the ERNIC is notified through the i_qp_sq_pidb_* interface to check the send queue

- the data is read out from the memory and forwarded to the  wqe_proc_top_m_axis_* interface that feeds the Ethernet IP

The data that comes out has no header though. The data is correct, just headerless.

Any suggestions ?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
372 Views
Registered: ‎10-27-2017

For QP1, ERNIC doesnt append L2/L3 header on TX nor it removes it RX. For non-QP1 it does.

View solution in original post

8 Replies
Highlighted
Adventurer
Adventurer
495 Views
Registered: ‎09-05-2007

are you using your own hw design or the xilinx example vailable through lounge ?

0 Kudos
Highlighted
Adventurer
Adventurer
476 Views
Registered: ‎09-13-2019

I'm using my own design. And there is no processor in the design.

0 Kudos
Highlighted
Adventurer
Adventurer
467 Views
Registered: ‎09-05-2007

Hi Dimitris

 

do you already have some benchmark on 100GBE ?

0 Kudos
Highlighted
Adventurer
Adventurer
464 Views
Registered: ‎09-13-2019

What do you mean by "have some benchmark" ?

0 Kudos
Highlighted
Adventurer
Adventurer
460 Views
Registered: ‎09-05-2007

number of packet per second for WRITE 16B and 4096B payload 

 

BTW do you test Xilinx eample available through lounge access ?

0 Kudos
Highlighted
Adventurer
Adventurer
444 Views
Registered: ‎09-13-2019

I haven't used the reference design. I just incorporated the core in my design and configured it to send the messages through 4K packets. Also, since the ERNIC operates at 200MHz, this sets the throughput at the Ethernet AXIS interface.

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
373 Views
Registered: ‎10-27-2017

For QP1, ERNIC doesnt append L2/L3 header on TX nor it removes it RX. For non-QP1 it does.

View solution in original post

Highlighted
Adventurer
Adventurer
342 Views
Registered: ‎09-13-2019

Thanks, I just verified that, switched to QP2 and headers came out right.

0 Kudos