We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎04-20-2011

Elastic Buffer with clock correction in User Logic?

Hi community,


is there a possibility to use the Elastic Buffer with Clock Correction which is implemented in the GTX Transceivers in Virtex-6 user logic?

I would like to receive 1000Base-X Ethernet Data with one clock and send it with another. Both are 100ppm around 125Mhz but they are different. So Frames would be dropped if I'd try this without clock correction.

I wanted to program it with the help of FiFo Generator. But I have no Idea how I should do the clock correction with it. There are inputs for the read and the write clock but my Idea to do a clock correction was giving a read and a write pointer to it, so I can just shift the pointer if 'm doing the correction (adding or leaving Idles).

I have also found the elastic_buffer file of the 1000Base-X core, but I need to do the clock correction at 10B.

Is there an easier way do implement a fifo or elastic buffer with clock correction?


I hope you can help me...


Thanks a lot in advance!

0 Kudos