UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer dgigi
Observer
747 Views
Registered: ‎03-14-2018

Integrated 100G subsystem Rx pause frame processing

Jump to solution

Hello,

I implemented the IP 100G ethernet. Everything works well, but the core doesn't inform me when a pause frame is received.

 

Bit "ctl_rx_forward_control"is set '1'  but  stat_rx_pause_req[8:0] doens't change.

 

What do I miss?

 

Thanks

regards

Dominique

0 Kudos
1 Solution

Accepted Solutions
Observer dgigi
Observer
594 Views
Registered: ‎03-14-2018

Re: Integrated 100G subsystem Rx pause frame processing

Jump to solution
I tested both with a NIC card and a switch (both sent pause frame)
but the IP core doesn't see it
0 Kudos
4 Replies
Xilinx Employee
Xilinx Employee
693 Views
Registered: ‎04-16-2008

Re: Integrated 100G subsystem Rx pause frame processing

Jump to solution

Hi,

You will need to make sure ctl_rx_pause_* filter options to match the pause frames that you will be seeing.  If you enable both TX and RX pause logic in the GUI, the example design simulation sends and receives pause frames at the end of the simulation that you can use as an example.

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Observer dgigi
Observer
666 Views
Registered: ‎03-14-2018

Re: Integrated 100G subsystem Rx pause frame processing

Jump to solution

Hi,

 

I tested the simulation to compare the packet I receive from the "real world" and the packet simulated.

 

In both 4 words of 128 bit are received. packet structure are the same. (MAC address destination)

In the simulation MAC address source are 0x0  in my case it is the PC MAC address

Others words are the same  x8808 x0001  and the time

 

I will include a switch between the kit and the PC to see if the pause frame send but the switch is seen..

 

 

one question: what do you mean by  "make sure ctrl_rx_pause_* filter options "   ? is it the option when we create the IP (wizard)??

 

thanks

Regards

Dominqiue

 

0 Kudos
Observer dgigi
Observer
595 Views
Registered: ‎03-14-2018

Re: Integrated 100G subsystem Rx pause frame processing

Jump to solution
I tested both with a NIC card and a switch (both sent pause frame)
but the IP core doesn't see it
0 Kudos
Observer dgigi
Observer
559 Views
Registered: ‎03-14-2018

Re: Integrated 100G subsystem Rx pause frame processing

Jump to solution

Hello,

The bit ennable were not set..

 

0 Kudos