UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant mowerj
Participant
482 Views
Registered: ‎12-28-2014

JESD core unused channels

Hello,

I'm working on a design where I only have hardware in front of me part of the time.  Currently, I'm using the evaluation core.  In my design, I have 1 or 2 devices transmitting and the FPGA is the RX device.  I would like to make one block design for several different scenarios.

(1) 4 lanes over 8 used channels, interleaved (0, 2, 4, 6)

(2) 4 lanes over 8 channels (0, 1, 2, 3)

(3) 8 lanes (0, 1, 2, 3, 4, 5, 6, 7)

 

I would like to know more about the expected behavior when some some TX channels are powered down.  My system is JESD204B subclass 1.  Will the JESD core work properly (become aligned, not drive sync, etc) if some lanes are not receiving data?

0 Kudos
1 Reply
Participant mowerj
Participant
473 Views
Registered: ‎12-28-2014

Re: JESD core unused channels

well, read the docs, to myself.... I see that register 0x028 is for this scenario "Lanes in Use"

0 Kudos